PTO/SB/08A (07-05)
Approved for use through 07/31/2006. OMB 0651-0031
U.S. Patent and Trademark Office; U.S. DEPARTMENT OF COMMERCE and to a collection of information unless it contains a valid OMB control number.

Substitute for form 1449/PTO Moos	Complete if Known		
	Application Number	10/676,437	
ANDORS A TRON DICOLOCUDE	Confirmation No.:	7052	
INFORMATION DISCLOSURE	Filing Date:	October 1, 2003	
STATEMENT BY APPLICANT (Use as many sheets as necessary)	First Named Inventor:	Mitchell Alsup	
	Art Unit:	2185	
	Examiner Name:	Hong Chong Kim	
Sheet 1 of 2	Attorney Docket Number:	5500-88800	

	•		U. S. PATE	NT DOCUMENTS	
Examiner Initials*	Cite No.1	Document Number  Number-Kind Code (if known)	Publication Date MM- DD-YYYY	Name of Patentee or Applicant of Cited Document	Pages, Columns, Lines, Where Relevant Passages or Relevant Figures Appear
W		US-2004/0143721	7/04	Pickett, et al.	
K		US-7,003,629	2/21/06	Alsup	
7		US-6,247,121	6/01	Akkary, et al.	
		US-3,896,419	7/75	Lange, et al.	
		US-5,381,533	1/10/95	Peleg	
_		US-6,449,714	9/10/02	Sinharoy	
T	_	US-6,339,822	1/15/02	Miller	
1		US-6,256,727	7/3/01	McDonald	
1		US-6,185,675	2/6/01	Kranich, et al.	
		US-6,345,295	2/02	Beardsley, et al.	
		US-5,930,497	7/99	Cherian, et al.	
1		US-6,578,128	6/03	Arsenault, et al.	
4/		US-6,973,543	12/05	Hughes	
12	·	US-6,823,428	11/23/04	Rodriguez, et al.	
		US-			
		US-			

	FOREIGN PATENT DOCUMENTS						
Examiner Cite Initials* No.1		Foreign Patent Document	Publication Date MM-DD-YYYY	Name of Patentee or Applicant of Cited Document	Pages, Columns, Lines, Where Relevant Passages Or Relevant Figures Appear	Check if English	
	No.	Country Code-Number-Kind Code (if known)				Translation is attached	
ill	Al	GB 2 <b>3</b> 81101	4/23/03				
ide	A2	EP 0 957 428	11/17/99				
•							
			·				

Examiner	Li	1/	Date Considered	1 -1	(01
Signature		ICM_		116	106

<sup>\*</sup>EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to application. <sup>1</sup>Applicant's unique citation designation number (optional).

PTO/SB/08A (07-05)
Approved for use through 07/31/2006. OMB 0651-0031
U.S. Patent and Trademark Office; U.S. DEPARTMENT OF COMMERCE

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it contains a valid OMB control number.					number.
Substitute for form 1449/PTO Modified			if Known		
			Application Number	10/676,437	
INFORMATION DISCLOSURE		Confirmation No.:	7052		
		Filing Date:	October 1, 2003		
STATEMENT BY APPLICANT (Use as many sheets as necessary)		First Named Inventor:	ntor: Mitchell Alsup		
i "	use as n	nany sneets as necessary)	Art Unit:	2185	
·	•			Hong Chong Kir	n
Sheet 2	of	2	Attorney Docket Number:	5500-88800	
NON PATENT LITERATURE DOCUMENTS					·
Examiner	Cite	Include name of the author (in CAPITAL LE	TTERS), title of article (when appro	Check if English	
Initials*	No.1	item (book, magazine, journal, serial, sympo	sium, catalog, etc.), date, (page(s), vo	Translation	
		number(s), publisher, city and/or country wh	ere published.	is attached	
IL	A3 ✓	Yuan Chou, et al., "Instruction Pat	h Coprocessors," March 2000	, pp. 1-24.	
^	A4	Friendly, et al., "Putting the Fill Ur	nit to Work: Dynamic Organia	zations for	
1.10	V	Trace Cache Microprocessors," De			
	•	Sciences, The Univ. of Michigan, I	December 1998, 9 pages.		
	A5	Bryan Black, et al., "Turboscalar:	A High Frequency High IPC		
	<b>✓</b>	Microarchitecture," Dept. of Electr		ng, Carnegie	·
	Mellon Univ., June 2000, pp. 1-21				
	A6 Rotenberg, et al., "Trace Cache: A Low Latency Approach to High Bandwidth				
	Instruction Fetching," April 11, 1996, pp. 1-48.				_
A7 Merten, et al., "An Architectural Framework for Run-Time Optimization,"					
	June 2001, pp. 1-43.				
A8 / Jourdan, et al., "Increasing the Instruction-Level Parallelism through Data-					
Flow Manipulation," Intel, 11 pages.				_	
	A9 Hinton, G., et al., "A 0.18-MUM CMOS IA-32 Processor with a 4-GHZ Integer				
	Execution Unit," IEEE Journal of Solid-State Circuits, Vol. 36, No. 11,				
November 2001, pages. 1617-1627.					
	A10 / Sanjay J. Patel, et al., "replay: A Hardware Framework for Dynamic				
	Optimization," IEEE, Vol. 50, No. 6, June 2001, pp. 590-608.				
	A11 Jacobson, et al., "Instruction Pre-Processing in Trace Processors," IEEE Xplore,				
	✓ January 1999, 6 pages.				
	A12 ✓	Bryan Black, et al., "The Block-Based Trace Cache," IEEE, 1999, pp. 196-207.			
	A13 Rotenberg, et al., "Trace Cache: a Low Latency Approach to High Bandwidth				
	V	Instruction Fetching," IEEE, 1996,		<del></del>	
	A14 Grant Braught, "Clas #21-Assemblers, Labels & Pseudo Instructions,"				
	Dickenson College, Fall Semester 2000, 6 pages.				
	A15				
	Edition, Morgan Kaufmann Publishers, Inc., 1996, pp. 271-278				
	A16 Palmer, et al., "Fido: A Cache That Learns to Fetch," Proceedings of the 17th				
	International Conference on Very Large Data Bases, Barcelona, September				
	1991, pp. 255-264.  A17 Chen et al., "Eviction Based Cache Placement for Storage Caches," USENIX				
1 1	2003 Annual Technical Conference, (13 pages)				
<u> </u>	A18 🗸			020721, mailed	$\Box$
[ 1 U.]	Aio	April 4, 2006, 10 pages.	opinion, i o i i o o i o o i o	,	🖵
	100   1.pm., 2000, 10 pages.				

Exáminer Signature	H.	(Cim	Date Considered	7/6/06

<sup>\*</sup>EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to application. 'Applicant's unique citation designation number (optional).